Copper electroplating has been used for making interconnections in large-scale integration (LSI). Sub-100-nm-wide, deep trenches with aspect-ratios over 6 were fully filled by optimizing DC and pulse electroplating processes. Grain sizes of Cu of sub-100-nm wide trenches after electroplating were 70 nm for DC electroplating and 58 nm for pulse electroplating. The Cu grain sizes of Cu interconnects by DC plating after electroplating increased with the annealing temperature.
Introduction
Dual damascene processing is widely used for Cu wiring in high-performance ULSI. 1) In this process, Cu conductors are fabricated by repeatedly burying the Cu in narrow trenches followed by chemical mechanical polishing (CMP).
1) However, voids are very difficult to avoid when dealing with very narrow trenches with aspect ratios over 4. 2, 3) A Cu filling process using electroplating is therefore needed to produce low-resistance, highly reliable Cu interconnects. Electroplating in comparison with electroless plating can provide higher deposition rate as well as electroplating solutions for copper deposition are more stable and easier to control. 4) We have established an electroplating process to fill sub-100-nm trenches with aspect ratios over 6. We have also examined the microstructures of plated Cu conductors before and after annealing at 573 K and 673 K. Figure 1 (a) is a cross-sectional schematic representation of a trench. The trenches were fabricated in the SiO 2 dielectric layer by electron beam lithography and reactive ion etching. The trenches formed were from below 100 nm to 260 nm wide and were 700 nm deep. The Ta/TaN barrier and Cu seed layers were 10/10 nm and 60 nm thick, respectively. These layers were deposited by long throw sputtering in the same chamber. Fig. 1(b) is a SEM image of a trench before electroplating.
Experimental
DC and pulse waves were used for Cu electroplating at rates in the range of 50-100 nm/min. The electrolyte used was Enthone's Viaform. During electroplating, the specimen was set on the rotating electrode, which moved at 1000 rpm. Heat treatments were done in H 2 at 573-723 K to check the changes of the microstructures after annealing.
The cross-sectional structures of the trenches after electroplating were evaluated using a scanning electron microscope (SEM) and a transmission electron microscope (TEM). Samples for the TEM observation were made using a focused ion beam (FIB) fabrication system. Figure 2 shows cross-sectional SEM images of sub-100- nm-wide, 700-nm-deep trenches after Cu DC and pulse electroplating. The narrow, deep trenches were filled both by DC electroplating (a) and pulse electroplating (b). DC wave condition was 50-mA/dm 2 . For pulse electroplating, peak current was 700-mA/dm 2 and duty was 3%. The optimized DC and pulse electroplating processes fully filled the trenches.
Results and Discussion
Next, TEM observations were done to clarify the microstructures of Cu interconnects in the trenches. Figure 3 shows cross-sectional TEM images of the sub-100-nm-wide, 700-nm-deep trenches after DC (a) and pulse electroplating (b). Void-free filling of Cu in the sub-100-nmwide, deep trenches were clearly observed. However, seams were found along the upper centerline of the Cu interconnect. Assuming spherical Cu grains, Cu grain sizes were an average of 70 nm for DC electroplating and 58 nm for pulse electroplating.
Heat treatments were done in H 2 at 573 K and 673 K to confirm the changes of microstructures of DC plated trenches after annealing. (Figs. 4(a) and (b) ). After annealing, the grain sizes of both samples grow and cross the trench width. Assuming spherical Cu grains, the Cu grains grew about 83 nm at 573 K and about 122 nm at 673 K. As the annealing temperature increases the grains become larger in the sub-100-nm-wide trench. Additionally, seams along the centerline of the Cu interconnects disappeared after annealing in H 2 atmosphere. However, micro-voids were formed along the interfaces between Cu grain and barrier layer during annealing in both of the samples. This may be due to migration and accumulation at the interfaces between Cu grain and barrier layer of the very micro-voids in seams during Cu grain growth, and the annealing in H 2 atmosphere facilitated the micro-voids growth. 5) Figure 5 shows the grain sizes of Cu interconnects in the sub-100-and 260-nm-wide, 700-nm-deep trenches as a function of the annealing temperature. Grain sizes in both cases increased with annealing temperature. Grains of the 260-nm-wide Cu interconnects were larger than those of the sub-100-nm ones at every annealing temperature. This may be because Cu grain growth at the bottom and wall of the trench was inhibited and the degree of constraint for the sub-100-nm interconnect was larger than that for the 260-nm one.
Conclusions
(1) Sub-100-nm-wide, deep trenches with aspect-ratios over 6 were fully filled by optimizing DC and pulse electroplating processes. (2) Grain sizes of Cu of sub-100-nm wide trenches after electroplating were 70 nm for DC electroplating and 58 nm for pulse electroplating. 
